Home Original page

CHIPS Alliance

CHIPS Alliance Logo

đź”— chipsalliance.org | đź“« info@chipsalliance.org

The CHIPS Alliance develops high-quality, open source hardware designs and tools relevant to ASICs and FPGAs. By creating an open and collaborative environment, CHIPS Alliance shares resources to lower the cost of development. Companies and individuals can work together to develop open source CPUs, various peripherals, and complex IP blocks, as well as open source hardware or software tools to accelerate the creation of more efficient and innovative chip designs.

The CHIPS Alliance hosts multiple open source Projects, which are Workgroups.

Popular repositories Loading

  1. Chisel: A Modern Hardware Design Language

    Scala 4.6k 651

  3. Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

    C++ 1.8k 277

  4. Random instruction generator for RISC-V processor verification

    Python 1.3k 377

  5. VeeR EH1 core

    SystemVerilog 934 236

  6. firrtl firrtl Public archive

    Flexible Intermediate Representation for RTL

    Scala 749 180

Repositories

Showing 10 of 117 repositories

  • chipsalliance/caliptra-mcu-sw’s past year of commit activity

  • caliptra-sw Public

    Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test

    chipsalliance/caliptra-sw’s past year of commit activity

  • chipsalliance/firtool-resolver’s past year of commit activity

    Shell

    5 2 0 3

    Updated Apr 6, 2026

  • Caliptra Public

    Caliptra IP and firmware for integrated Root of Trust block

    chipsalliance/Caliptra’s past year of commit activity

  • rocket-pcb Public

    PCB libraries and templates for rocket-chip based FPGA/ASIC designs

    chipsalliance/rocket-pcb’s past year of commit activity

    Verilog

    16

    Apache-2.0

    4 0 1

    Updated Apr 6, 2026

  • chipsalliance/rocket-pcblib’s past year of commit activity

    2

    Apache-2.0

    1 0 0

    Updated Apr 6, 2026

  • chipsalliance/i3c-core’s past year of commit activity

    SystemVerilog

    46

    Apache-2.0

    24 10 1

    Updated Apr 6, 2026

  • chipsalliance/sv-tests-results’s past year of commit activity

    HTML

    9 6 0 0

    Updated Apr 6, 2026

  • chipsalliance/verilator’s past year of commit activity

    SystemVerilog

    43 796 0 1

    Updated Apr 5, 2026

  • Surelog Public

    SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

    chipsalliance/Surelog’s past year of commit activity