[PATCH, ARM] Fix encoding for VSHL/VQSHL by register
Julian Brown
julian@codesourcery.com
Wed Jan 3 17:07:00 GMT 2007
More information about the Binutils mailing list
Wed Jan 3 17:07:00 GMT 2007
- Previous message (by thread): [patch] Add fido support (Part 5/n, Take 2)
- Next message (by thread): [PATCH, ARM] Fix encoding for VSHL/VQSHL by register
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Hi,
This patch fixes the encoding for the ARM Neon extension's vshl/vqshl
instructions. The order of registers for these instructions is:
V{Q}SHL rD, rM, rN
Rather than the previously-used:
V{Q}SHL rD, rN, rM
This is (obviously) a silent code-generation error. Both the assembler
and disassembler were at fault.
Tested with no regressions with cross to arm-none-eabi. OK for mainline?
Cheers,
Julian
ChangeLogs
gas/
* config/tc-arm.c (do_neon_shl_imm): Swap rN, rM.
(do_neon_qshl_imm): Likewise.
(do_neon_rshl): New function. Handle rounding variants of
v{q}shl-by-register.
(insns): Use do_neon_rshl for vrshl, vqrshl.
gas/testsuite/
* gas/arm/neon-omit.d: Fix expected encodings for vshl, vqshl.
opcodes/
* arm-dis.c (neon_opcode): Fix disassembly for vshl, vqshl, vrshl,
vqrshl instructions.
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: neon-vshl-4
URL: <https://sourceware.org/pipermail/binutils/attachments/20070103/9da077cd/attachment.ksh>
- Previous message (by thread): [patch] Add fido support (Part 5/n, Take 2)
- Next message (by thread): [PATCH, ARM] Fix encoding for VSHL/VQSHL by register
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Binutils mailing list