Jan Beulich JBeulich@novell.com
Mon Jun 8 13:46:00 GMT 2009

• Previous message (by thread): [Patch] Mach-O: add write support for symbols
• Next message (by thread): Results for 2.19.51.20090608 testsuite on i686-pc-cygwin
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

---

>>> "rajagopal, dwarak" <dwarak.rajagopal@amd.com> 22.05.09 00:16 >>>
>Hello,
>AMD announced the new instruction sets XOP, FMA4 and CVT16 instructions
>replacing the previously announced SSE5 instructions that will be part
>of future processors. The programmers guide for these instructions is
>located at http://support.amd.com/us/Processor_TechDocs/43479.pdf.

Is it really intended to add FMA support different from Intel's, yet using their
VEX opcode space rather than your XOP one?

If not, then what is the plan: 3- or 4-operand FMA? And if 3-operand, will
the XOP space specification get changed again (due to the resulting
differences in operand handling between VEX and XOP)?

Thanks, Jan

---

• Previous message (by thread): [Patch] Mach-O: add write support for symbols
• Next message (by thread): Results for 2.19.51.20090608 testsuite on i686-pc-cygwin
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

---

More information about the Binutils mailing list