Jim Wilson jimw@sifive.com
Fri Jul 5 04:30:00 GMT 2019

• Previous message (by thread): [PATCH v2 3/5] RISC-V: Fix wrong format for .insn
• Next message (by thread): [PATCH v2 5/5] RISC-V: Add r4 format for r type with 4 register operands
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

---

On Tue, Jul 2, 2019 at 5:58 PM Kito Cheng <kito.cheng@sifive.com> wrote:
> gas/ChangeLog
>         * testsuite/gas/riscv/insn.s: Correct instruction type for load
>         and store.
> opcodes/ChangeLog
>         * opcodes/riscv-opc.c (riscv_insn_types): Remove incorrect
>         format for sb type and correct s type.

This is OK.

Jim

---

• Previous message (by thread): [PATCH v2 3/5] RISC-V: Fix wrong format for .insn
• Next message (by thread): [PATCH v2 5/5] RISC-V: Add r4 format for r type with 4 register operands
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

---

More information about the Binutils mailing list