Ian Lance Taylor via binutils binutils@sourceware.org
Wed Jul 31 12:55:00 GMT 2019

• Previous message (by thread): Linker support for Harvard Architecture
• Next message (by thread): Linker support for Harvard Architecture
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

---

On Wed, Jul 31, 2019 at 4:59 AM Haim Shimonovich
<Haim.Shimonovich@ceva-dsp.com> wrote:
>
> I am trying to support a processor that contains 2 address spaces(one for code and one for data).
> The current implementation of the Linker prevents me from mapping a code section and a data section to the same address.
> I get the following error:
> section .data.internal LMA [0000000000000000,0000000000002343] overlaps section .text LMA [0000000000000000,00000000000002ff]
>
> Is there a known way to support this kind of memory configuration(without using overlays)?

What I have done in the past is simply put the data section at a very
large address, larger than the addressable space of the text section.
Then fix up the data addresses in the loader.

Ian

---

• Previous message (by thread): Linker support for Harvard Architecture
• Next message (by thread): Linker support for Harvard Architecture
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

---

More information about the Binutils mailing list