[PATCH 0/4] x86: misc CPU type related assembler adjustments
Jan Beulich
jbeulich@suse.com
Fri Feb 10 08:47:40 GMT 2023
More information about the Binutils mailing list
Fri Feb 10 08:47:40 GMT 2023
- Previous message (by thread): [PATCH 2/2] x86: restrict insn templates accepting negative 8-bit immediates
- Next message (by thread): [PATCH 1/4] x86-64: LAR and LSL don't need REX.W
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Perhaps with the exception of the 1st one, all changes here have more or less potential of being controversial; constructive comments appreciated. 1: LAR and LSL don't need REX.W 2: have insns acting on segment selector values allow for consistent operands 3: don't permit LAHF/SAHF with "generic64" 4: MONITOR/MWAIT are not SSE3 insns Jan
- Previous message (by thread): [PATCH 2/2] x86: restrict insn templates accepting negative 8-bit immediates
- Next message (by thread): [PATCH 1/4] x86-64: LAR and LSL don't need REX.W
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Binutils mailing list