[PATCH v4] Add AMD znver6 processor support
Kalvakuntla, Umesh
Umesh.Kalvakuntla@amd.com
Tue Nov 25 08:38:40 GMT 2025
More information about the Binutils mailing list
Tue Nov 25 08:38:40 GMT 2025
- Previous message (by thread): [PATCH v4] Add AMD znver6 processor support
- Next message (by thread): [PATCH] RISC-V: Fixed opcodes for some bitmanip instructions
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
> -----Original Message----- > From: Jan Beulich <jbeulich@suse.com> > Sent: Tuesday, November 25, 2025 2:00 PM > To: Kalvakuntla, Umesh <Umesh.Kalvakuntla@amd.com> > Cc: Gopalasubramanian, Ganesh <Ganesh.Gopalasubramanian@amd.com>; > binutils@sourceware.org; H.J. Lu <hjl.tools@gmail.com>; Jiang, Haochen > <haochen.jiang@intel.com> > Subject: Re: [PATCH v4] Add AMD znver6 processor support > > Caution: This message originated from an External Source. Use proper caution > when opening attachments, clicking links, or responding. > > > On 25.11.2025 07:18, Jiang, Haochen wrote: > > And another question is I am wondering if you need to comment out > > CpuUnused, it might be spoiled after your patch based on trunk. Please > > confirm on that by rebasing to the latest trunk and compile Binutils. > > Yes, this looks to be necessary (I have this in the first of my patches to properly > respect APX-NCI-NDD-NF), and without it I wonder how you managed to build (let > alone test) your change Hi, I've tested the patch locally after rebasing. But I had to do the comment part myself. Apologies, I assumed the build config you do in buildbots is different, to comment this. I just went through older commits and learnt that it is being commented and uncommented on a needly basis. > Alternatively, to avoid you needing to fiddle with that, we > could put your patch on top of my series (which of course I first need to post, which > in turn I want to do only once "x86: drop a few excess AVX512VL from opcode > table" has gone in). > Yes, I'm okay with this. Thank you, Umesh
- Previous message (by thread): [PATCH v4] Add AMD znver6 processor support
- Next message (by thread): [PATCH] RISC-V: Fixed opcodes for some bitmanip instructions
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Binutils mailing list