Vladislav Borshch vborchsh

Pinned Loading

1. Set of scripts for Vivado's project handling

   Tcl 9 1

3. Templates generator: make Verilog/SystemVerilog module template by parameters and ports list

   Python 2

4. Script for parsing files with pins description, exported from Altium

   Tcl 1